

<u>Module-3</u>

- a. What is flipflop? Discuss working principle of SR flipflop with its TT and write characteristics equations. (10 Marks)
 - b. Sketch timing diagram for JK flipflop and D-flipflop. (05 Marks)
 - c. Explain the operation of a switch debouncer built using SR-latch with the help of waveforms. (05 Marks)

1 of 2

Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8=50, will be treated as malpractice. Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

5



(05 Marks)

(10 Marks)

(05 Marks)

OR

- Explain the working of a master-slave JK flip-flop with timing diagram. Show how race a. around condition is eliminated. (10 Marks)
- Explain setup time, hold time and propagation delay for timing considerations. b. (05 Marks)
- Write characteristics equation for D and T flip-flop. c.

Module-4

- Explain with diagram, operation and waveforms Serial In Serial Out (SISO) shift left mode 7 a. register. (10 Marks)
 - Design BCD ripple counter using JK flip-flop. b.

OR

- 8 Design an synchronous mod 5 counter using JK flip-flop and draw its timing diagram. a.
 - (10 Marks) Explain ring counter with timing sequence. b. (05 Marks) (05 Marks) c.
 - Write a note on Johnson counter.

Module-5

- Draw and explain the block diagram of Moore and Mealy model with example and also 9 a. compare both. (10 Marks)
 - Define, present state, next state, state diagram state table and state assignment. b. (05 Marks)
 - Draw and explain Moore JK-flipflop state diagram. c.

OR

10 Analyze the synchronous sequential circuit show below in Fig.Q.10(a). a.



(12 Marks) b. synchronous counter using JK flipflops Design count the sequence а to 0, 1, 2, 4, 5, 6, 0, 1, 2. Use state diagram and state table. (08 Marks)

2 of 2